

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-09254-223-4)

Function Call/Return	Operation	Notes	Clock Cycles
BL <i>label</i>	$LR \leftarrow \text{return address}; PC \leftarrow \text{address of label}$	BL is used to call a function	2-4
BLX $R_n$	$LR \leftarrow \text{return address}; PC \leftarrow R_n$		
BX $R_n$	$PC \leftarrow R_n$		
B <i>label</i>	$PC \leftarrow \text{address of label}$		

Load Integer Constant	Operation	Flags	Notes	Clock Cycles
ADR $R_d, \text{label}$	$R_d \leftarrow \text{address of label}$		$PC-4095 \leq \text{address} \leq PC+4095$	1
MOV{S} $R_d, \text{constant}$	$R_d \leftarrow \text{constant}$	NZ	$0 \leq \text{constant} \leq 255$ (FF <sub>16</sub> ) & a few others	
MVN{S} $R_d, \text{constant}$	$R_d \leftarrow \sim \text{constant}$	NZ	$0 \leq \text{constant} \leq 255$ (FF <sub>16</sub> ) & a few others	
MOVW $R_d, \text{constant}$	$R_d \leftarrow \text{constant}$		$0 \leq \text{constant} \leq 65535$ (FFFF <sub>16</sub> )	
MOVT $R_d, \text{constant}$	$R_d \langle 31..16 \rangle \leftarrow \text{constant}$		$0 \leq \text{constant} \leq 65535$ (FFFF <sub>16</sub> )	

Load/Store Memory	Operation	Bits	Notes	Clock Cycles
LDRB $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} \langle 7..0 \rangle$ (zero extended)	8	$R_d \langle 31..8 \rangle \leftarrow 24$ 0's	2
LDRSB $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} \langle 7..0 \rangle$ (sign extended)	8	$R_d \langle 31..8 \rangle \leftarrow 24$ copies of $R_d \langle 7 \rangle$	
LDRH $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} \langle 15..0 \rangle$ (zero extended)	16	$R_d \langle 31..16 \rangle \leftarrow 16$ 0's	
LDRSH $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} \langle 15..0 \rangle$ (sign extended)	16	$R_d \langle 31..16 \rangle \leftarrow 16$ copies of $R_d \langle 16 \rangle$	
LDR $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} \langle 31..0 \rangle$	32		
LDRD $R_t, R_{t2}, [\text{address mode}]$	$R_{t2}, R_t \leftarrow \text{memory} \langle 63..0 \rangle$	64	Can't use register offset adrs mode	3
STRB $R_d, [\text{address mode}]$	$R_d \rightarrow \text{memory} \langle 7..0 \rangle$	8		2
STRH $R_d, [\text{address mode}]$	$R_d \rightarrow \text{memory} \langle 15..0 \rangle$	16		
STR $R_d, [\text{address mode}]$	$R_d \rightarrow \text{memory} \langle 31..0 \rangle$	32		
STRD $R_t, R_{t2}, [\text{address mode}]$	$R_{t2}, R_t \rightarrow \text{memory} \langle 63..0 \rangle$	64	Can't use register offset adrs mode	

Load/Store Multiple	Operation	Notes	Clock Cycles
POP $\{\text{register list}\}$	$\text{registers} \leftarrow \text{memory}[\text{SP}]; \text{SP} += 4 \times \#\text{registers}$	regs: Not SP; PC/LR, but not both	1 + #registers
PUSH $\{\text{register list}\}$	$\text{SP} -= 4 \times \#\text{registers}; \text{registers} \rightarrow \text{memory}[\text{SP}]$	regs: Neither SP or PC.	
LDMIA $R_n!, \{\text{register list}\}$	$\text{registers} \leftarrow \text{memory}[R_n]$	if "!" is appended, then $R_n += 4 \times \#\text{registers}$	
STMIA $R_n!, \{\text{register list}\}$	$\text{registers} \rightarrow \text{memory}[R_n]$		
LDMDB $R_n!, \{\text{register list}\}$	$\text{registers} \leftarrow \text{memory}[R_n - 4 \times \#\text{registers}]$	if "!" is appended, then $R_n -= 4 \times \#\text{registers}$	
STMDB $R_n!, \{\text{register list}\}$	$\text{registers} \rightarrow \text{memory}[R_n - 4 \times \#\text{registers}]$		

Move / Add / Subtract	Operation	Flags	operand2 options:	Clock Cycles
MOV{S} $R_d, R_n$	$R_d \leftarrow R_n$	NZ	1. constant 2. $R_m$ (a register) 3. $R_m, \text{shift}$ (Any kind of shift)	1
ADD{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow R_n + \text{operand2}$	NZCV		
ADC{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow R_n + \text{operand2} + C$	NZCV		
SUB{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow R_n - \text{operand2}$	NZCV		
SBC{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow R_n - \text{operand2} + C - 1$	NZCV		
RSB{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow \text{operand2} - R_n$	NZCV		

## Cortex-M4F Instructions used in ARM Assembly for Embedded Applications (ISBN 978-1-09254-223-4)

<b>Multiply / Divide</b>		<b>Operation</b>	<b>Flags</b>	<b>Notes</b>	<b>Clock Cycles</b>
MUL{S}	$R_d, R_n, R_m$	$R_d \leftarrow (R_n \times R_m) \langle 31..0 \rangle$	NZC	$32 \leftarrow 32 \times 32$ ; $C \leftarrow \text{undefined}$	1
MLA	$R_d, R_n, R_m, R_a$	$R_d \leftarrow R_a + (R_n \times R_m) \langle 31..0 \rangle$		$32 \leftarrow 32 + 32 \times 32$	
MLS	$R_d, R_n, R_m, R_a$	$R_d \leftarrow R_a - (R_n \times R_m) \langle 31..0 \rangle$		$32 \leftarrow 32 - 32 \times 32$	
SMMUL{R}	$R_d, R_n, R_m$	$R_d \leftarrow (R_n \times R_m) \langle 63..32 \rangle$		Upper half of signed 64-bit product; Append R: Round towards $+\infty$ (Adds $0 \times 80000000$ to the 64-bit product)	
SMMLA{R}	$R_d, R_n, R_m, R_a$	$R_d \leftarrow R_a + (R_n \times R_m) \langle 63..32 \rangle$			
SMMLS{R}	$R_d, R_n, R_m, R_a$	$R_d \leftarrow R_a - (R_n \times R_m) \langle 63..32 \rangle$			
$\begin{matrix} S \\ U \end{matrix}$ MULL	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi}R_{dlo} \leftarrow R_n \times R_m$		<b>S</b> igned/ <b>U</b> nsigned: $64 \leftarrow 32 \times 32$	2-12
$\begin{matrix} S \\ U \end{matrix}$ MLAL	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi}R_{dlo} \leftarrow R_{dhi}R_{dlo} + R_n \times R_m$		<b>S</b> igned/ <b>U</b> nsigned: $64 \leftarrow 64 + 32 \times 32$	
$\begin{matrix} S \\ U \end{matrix}$ DIV	$R_d, R_n, R_m$	$R_d \leftarrow R_n / R_m$		<b>S</b> igned/ <b>U</b> nsigned: $32 \leftarrow 32 \div 32$	

<b>Saturating Instructions</b>		<b>Operation</b>	<b>Min</b>	<b>Max</b>	<b>operand2 options</b>	<b>Clock Cycles</b>
SSAT	$R_d, n, \text{operand2}$	$R_d \leftarrow \text{operand2}$	$-2^{n-1}$	$2^{n-1}-1$	1. $R_m$ (a register) 2. $R_m, \text{ASR constant}$ 3. $R_m, \text{LSL constant}$	1
USAT	$R_d, n, \text{operand2}$	$R_d \leftarrow \text{operand2}$	0	$2^n-1$		
QADD	$R_d, R_n, R_m$	$R_d \leftarrow R_n + R_m$	$-2^{31}$	$2^{31}-1$	(Q $\leftarrow$ 1 if saturates)	
QSUB	$R_d, R_n, R_m$	$R_d \leftarrow R_n - R_m$				

<b>SIMD Signed Saturating ADD/SUB</b>		<b>Operation</b>	<b>Min to Max</b>	<b>Notes</b>	<b>Clock Cycles</b>
QADD $\begin{matrix} 8 \\ 16 \end{matrix}$	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	<b>8</b> : $-2^7$ to $+2^7-1$ <b>16</b> : $-2^{15}$ to $+2^{15}-1$	For bytes 0-3: bits 7..0, 15..8, 23..16, & 31..24 (No flags affected)	1
QSUB $\begin{matrix} 8 \\ 16 \end{matrix}$	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$			

<b>SIMD Unsigned Saturating ADD/SUB</b>		<b>Operation</b>	<b>Min to Max</b>	<b>Notes</b>	<b>Clock Cycles</b>
UQADD $\begin{matrix} 8 \\ 16 \end{matrix}$	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	<b>8</b> : 0 to $2^8-1$ <b>16</b> : 0 to $2^{16}-1$	For halfwords 0 and 1: bits 15..0 & 31..16 (No flags affected)	1
UQSUB $\begin{matrix} 8 \\ 16 \end{matrix}$	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$			

<b>SIMD Signed Non-Saturating ADD/SUB</b>		<b>Operation</b>	<b>GE Flags</b>	<b>Notes</b>	<b>Clock Cycles</b>
SADD $\begin{matrix} 8 \\ 16 \end{matrix}$	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	sum $\geq$ 0 ? 1 : 0	Parallel operations: Four 8-bit operations, or two 16-bit operations	1
SSUB $\begin{matrix} 8 \\ 16 \end{matrix}$	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$	diff $\geq$ 0 ? 1 : 0		

<b>SIMD Unsigned Non-Saturating ADD/SUB</b>		<b>Operation</b>	<b>GE Flags</b>	<b>Notes</b>	<b>Clock Cycles</b>
UADD $\begin{matrix} 8 \\ 16 \end{matrix}$	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	overflow ? 1 : 0	Parallel operations: Four 8-bit operations, or two 16-bit operations	1
USUB $\begin{matrix} 8 \\ 16 \end{matrix}$	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$	diff $\geq$ 0 ? 1 : 0		

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-09254-223-4)

Q and GE Flag Instructions		Operation	Notes	Clock Cycles
SEL	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow (\text{GE}[\text{byte}] = 1) ? R_n[\text{bits}] : R_m[\text{bits}]$	For bytes 0-3: bits 7..0, 15..8, 23..16, & 31..24	1
MRS	$R_d, \text{APSR}$	$R_d\langle 31..27 \rangle \leftarrow \text{NZCVQ}$ $R_d\langle 19..16 \rangle \leftarrow \text{GE flags}$	All other bits of $R_d$ are filled with zeroes.	
MSR	$\text{APSR\_nzcvcq}, R_n$	$\text{NZCVQ} \leftarrow R_n\langle 31..27 \rangle$	Other flags in the PSR are not affected.	
MSR	$\text{APSR\_g}, R_n$	$\text{GE flags} \leftarrow R_n\langle 19..16 \rangle$		



SIMD Multiply Instructions		Operation	Notes	Clock Cycles
SMUAD	$R_d, R_n, R_m$	$R_d \leftarrow R_n\langle 15..00 \rangle \times R_m\langle 15..00 \rangle + R_n\langle 31..16 \rangle \times R_m\langle 31..16 \rangle$	Sets Q flag if an addition or subtraction overflows; does <u>not</u> saturate.	1
SMUSD	$R_d, R_n, R_m$	$R_d \leftarrow R_n\langle 15..00 \rangle \times R_m\langle 15..00 \rangle - R_n\langle 31..16 \rangle \times R_m\langle 31..16 \rangle$		
SMLAD	$R_d, R_n, R_m, R_a$	$R_d \leftarrow R_a + R_n\langle 15..00 \rangle \times R_m\langle 15..00 \rangle + R_n\langle 31..16 \rangle \times R_m\langle 31..16 \rangle$		
SMLSD	$R_d, R_n, R_m, R_a$	$R_d \leftarrow R_a + R_n\langle 15..00 \rangle \times R_m\langle 15..00 \rangle - R_n\langle 31..16 \rangle \times R_m\langle 31..16 \rangle$		
SMLALD	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi}.R_{dlo} += R_n\langle 15..00 \rangle \times R_m\langle 15..00 \rangle + R_n\langle 31..16 \rangle \times R_m\langle 31..16 \rangle$		
SMLSLD	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi}.R_{dlo} += R_n\langle 15..00 \rangle \times R_m\langle 15..00 \rangle - R_n\langle 31..16 \rangle \times R_m\langle 31..16 \rangle$		

Appending "X" to instruction mnemonic changes operand2s to  $R_n\langle 15..00 \rangle \times R_m\langle 31..16 \rangle$  and  $R_n\langle 31..16 \rangle \times R_m\langle 15..00 \rangle$ .

Signed Multiply Halfwords		Operation	Notes	Clock Cycles
SMULBB	$R_d, R_n, R_m$	$R_d \leftarrow R_n\langle 15..00 \rangle \times R_m\langle 15..00 \rangle$	32 $\leftarrow$ 16 $\times$ 16	1
SMULBT	$R_d, R_n, R_m$	$R_d \leftarrow R_n\langle 15..00 \rangle \times R_m\langle 31..16 \rangle$		
SMULTB	$R_d, R_n, R_m$	$R_d \leftarrow R_n\langle 31..16 \rangle \times R_m\langle 15..00 \rangle$		
SMULTT	$R_d, R_n, R_m$	$R_d \leftarrow R_n\langle 31..16 \rangle \times R_m\langle 31..16 \rangle$		

Pack Halfwords		Operation	operand2 options:	Notes	Clock Cycles
PKHBT	$R_d, R_n, \text{operand2}$	<b>Btm:</b> $R_d\langle 15..00 \rangle \leftarrow R_n\langle 15..00 \rangle$ <b>Top:</b> $R_d\langle 31..16 \rangle \leftarrow \text{operand2}\langle 31..16 \rangle$	1. $R_m$ (a register) 2. $R_m$ , LSL constant 3. $R_m$ , ASR constant	Shift constants: LSL: 1-31 ASR: 1-32	1
PKHTB	$R_d, R_n, \text{operand2}$	<b>Top:</b> $R_d\langle 31..16 \rangle \leftarrow R_n\langle 31..16 \rangle$ <b>Btm:</b> $R_d\langle 15..00 \rangle \leftarrow \text{operand2}\langle 15..00 \rangle$			

Compare Instructions		Operation	operand2 options:	Notes	Clock Cycles
CMP	$R_n, \text{operand2}$	$R_n - \text{operand2}$	1. constant 2. $R_m$ (a register) 3. $R_m$ , shift (any kind of shift)	Updates: NZCV	1
CMN	$R_n, \text{operand2}$	$R_n + \text{operand2}$		Updates: NZCV	
TST	$R_n, \text{operand2}$	$R_n \& \text{operand2}$		Updates: NZC	
TEQ	$R_n, \text{operand2}$	$R_n \wedge \text{operand2}$		Updates: NZC	

Zero/Sign-Extend Instructions		Operation	operand2 options:	Clock Cycles
 XTB	$R_d, \text{operand2}$	$R_d \leftarrow \text{Sign (S) extend or Unsigned (U) extend operand2}\langle 7..0 \rangle$	1. $R_m$ (a register) 2. $R_m$ , ROR constant (constant=8, 16 or 24)	1
 XTH	$R_d, \text{operand2}$	$R_d \leftarrow \text{Sign (S) extend or Unsigned (U) extend operand2}\langle 15..0 \rangle$		

## Cortex-M4F Instructions used in ARM Assembly for Embedded Applications (ISBN 978-1-09254-223-4)

Conditional Branch Instructions		Operation	Notes	Clock Cycles
Bcc	<i>label</i>	Branch to <i>label</i> if "cc" is true	"cc" is a condition code	1 (Fail) or 2-4
CBZ	$R_n, label$	Branch to <i>label</i> if $R_n=0$	Can't use in an IT block	
CBNZ	$R_n, label$	Branch to <i>label</i> if $R_n \neq 0$	Can't use in an IT block	
ITC <sub>1</sub> C <sub>2</sub> C <sub>3</sub>	<i>condition code</i>	Each $c_i$ is one of T, E, or empty	Controls 1-4 instructions	1

Shift Instructions		Operation	Flags	operand2 options	Notes	Clock Cycles
ASR{S}	$R_d, R_n, operand2$ // 1-32 bits	$R_d \leftarrow R_n \gg operand2$ (arithmetic shift right)	NZC	1. <i>constant</i> 2. $R_m$ (a register) When operand2 is a constant: LSL: shifts 0-31 bits; ASR, LSR, ROR: 1-32 bits	Sign extends	1
LSL{S}	$R_d, R_n, operand2$ // 1-31 bits	$R_d \leftarrow R_n \ll operand2$ (logical shift left)	NZC		Zero fills	
LSR{S}	$R_d, R_n, operand2$ // 1-32 bits	$R_d \leftarrow R_n \gg operand2$ (logical shift right)	NZC		right rotate	
ROR{S}	$R_d, R_n, operand2$ // 1-31 bits	$R_d \leftarrow R_n \gg operand2$ (rotate right)	NZC			
RRX{S}	$R_d, R_n$ // 1 bit	$R_d \leftarrow R_n \gg 1; R_d < 31 \leftarrow C; C \leftarrow R_n < 0$	NZC		RRX shifts only by 1 bit.	

Bitwise Instructions		Operation	Flags	operand2 options	Notes	Clock Cycles
AND{S}	$R_d, R_n, operand2$	$R_d \leftarrow R_n \& operand2$	NZC	1. <i>constant</i> 2. $R_m$ (a register) 3. $R_m, shift$ (Any kind of shift)		1
ORR{S}	$R_d, R_n, operand2$	$R_d \leftarrow R_n   operand2$	NZC			
EOR{S}	$R_d, R_n, operand2$	$R_d \leftarrow R_n \wedge operand2$	NZC			
BIC{S}	$R_d, R_n, operand2$	$R_d \leftarrow R_n \& \sim operand2$	NZC			
ORN{S}	$R_d, R_n, operand2$	$R_d \leftarrow R_n   \sim operand2$	NZC			
MVN{S}	$R_d, operand2$	$R_d \leftarrow \sim operand2$	NZC			

Bitfield Instructions		Operation	Notes	Clock Cycles
BFC	$R_d, lsb, width$	$SelectedBitfieldOf(R_d) \leftarrow 0$		1
BFI	$R_d, R_n, lsb, width$	$SelectedBitfieldOf(R_d) \leftarrow LSBitsOf(R_n)$		
SBFX	$R_d, R_n, lsb, width$	$R_d \leftarrow SelectedBitfieldOf(R_n)$	Sign extends	
UBFX	$R_d, R_n, lsb, width$	$R_d \leftarrow SelectedBitfieldOf(R_n)$	Zero extends	

Bits / Bytes / Words		Operation	Notes	Clock Cycles
CLZ	$R_d, R_n$	$R_d \leftarrow CountLeadingZeroesOf(R_n)$	#leading 0's = 0-32	1
RBIT	$R_d, R_n$	$R_d \leftarrow ReverseBitOrderOf(R_n)$		
REV	$R_d, R_n$	$R_d \leftarrow ReverseByteOrderOf(R_n)$		

Pseudo-Instructions		Operation	Flags	Replaced by	Clock Cycles
LDR	$R_d, =constant$	$R_d \leftarrow constant$		MOV, MVN, MOVW, or LDR	1
NEG	$R_d, R_n$	$R_d \leftarrow -R_n$	NZCV	RSBS $R_d, R_n, 0$	
CPY	$R_d, R_n$	$R_d \leftarrow R_n$		MOV $R_d, R_n$	

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-09254-223-4)

<b>Floating-Point PUSH/POP</b>		<b>Operation</b>	<b>Clock Cycles</b>
V PUSH	{FP register list}	SP -= 4 × #registers, copy registers to memory[SP]	1 + #registers
V POP	{FP register list}	Copy memory[SP] to registers, SP += 4 × # registers	

<b>Floating-Point Load Constant</b>		<b>Operation</b>	<b>Clock Cycles</b>
V MOV	S <sub>d</sub> , fpconstant	fpconstant must be ±m × 2 <sup>-n</sup> , (16 ≤ m ≤ 31; 0 ≤ n ≤ 7)	1

<b>Floating-Point Copy Registers</b>		<b>Operation</b>	<b>Clock Cycles</b>
V MOV	S <sub>d</sub> , S <sub>m</sub>	S <sub>d</sub> ← S <sub>m</sub>	1
V MOV	R <sub>d</sub> , S <sub>m</sub>	R <sub>d</sub> ← S <sub>m</sub>	
V MOV	S <sub>d</sub> , R <sub>m</sub>	S <sub>d</sub> ← R <sub>m</sub>	
V MOV	R <sub>t</sub> , R <sub>t2</sub> , S <sub>m</sub> , S <sub>m+1</sub>	R <sub>t</sub> ← S <sub>m</sub> ; R <sub>t2</sub> ← S <sub>m+1</sub> (S <sub>m</sub> , S <sub>m+1</sub> adjacent regs)	2
V MOV	S <sub>m</sub> , S <sub>m+1</sub> , R <sub>t</sub> , R <sub>t2</sub>	S <sub>m</sub> ← R <sub>t</sub> ; S <sub>m+1</sub> ← R <sub>t2</sub> (S <sub>m</sub> , S <sub>m+1</sub> adjacent regs)	

<b>Floating-Point Load Registers</b>		<b>Operation</b>	<b>Clock Cycles</b>
V LDR	S <sub>d</sub> , [R <sub>n</sub> ]	S <sub>d</sub> ← memory32[R <sub>n</sub> ]	2
V LDR	S <sub>d</sub> , [R <sub>n</sub> , constant]	S <sub>d</sub> ← memory32[R <sub>n</sub> + constant]	
V LDR	S <sub>d</sub> , label	S <sub>d</sub> ← memory32[Address of label]	
V LDR	D <sub>d</sub> , [R <sub>n</sub> ]	D <sub>d</sub> ← memory64[R <sub>n</sub> ]	3
V LDR	D <sub>d</sub> , [R <sub>n</sub> , constant]	D <sub>d</sub> ← memory64[R <sub>n</sub> + constant]	
V LDR	D <sub>d</sub> , label	D <sub>d</sub> ← memory64[Address of label]	
V LDMIA	R <sub>n</sub> !, {FP register list}	FP registers ← memory, R <sub>n</sub> = lowest address; Updates R <sub>n</sub> if write-back flag (!) is included.	1 + #registers
V LDMDB	R <sub>n</sub> !, {FP register list}	FP registers ← memory, R <sub>n</sub> -4 = highest address; Must append (!) and always updates R <sub>n</sub>	

<b>Floating-Point Store Registers</b>		<b>Operation</b>	<b>Clock Cycles</b>
V STR	S <sub>d</sub> , [R <sub>n</sub> ]	S <sub>d</sub> → memory32[R <sub>n</sub> ]	2
V STR	S <sub>d</sub> , [R <sub>n</sub> , constant]	S <sub>d</sub> → memory32[R <sub>n</sub> + constant]	
V STR	D <sub>d</sub> , [R <sub>n</sub> ]	D <sub>d</sub> → memory64[R <sub>n</sub> ]	3
V STR	D <sub>d</sub> , [R <sub>n</sub> , constant]	D <sub>d</sub> → memory64[R <sub>n</sub> + constant]	
V STMIA	R <sub>n</sub> !, {FP register list}	FP registers → memory, R <sub>n</sub> = lowest address; Updates R <sub>n</sub> if write-back flag (!) is included.	1 + #registers
V STMDB	R <sub>n</sub> !, {FP register list}	FP registers → memory, R <sub>n</sub> -4 = highest address; Must append (!) and always updates R <sub>n</sub>	

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-09254-223-4)

Floating-Point Convert Representation		Operation	Clock Cycles
VCVT.F32.U32	$S_d, S_m$	$S_d \leftarrow (\text{float}) S_m$ , where $S_m$ is an unsigned integer	1
VCVT.F32.S32	$S_d, S_m$	$S_d \leftarrow (\text{float}) S_m$ , where $S_m$ is a 2's comp integer	
VCVT{R}.U32.F32	$S_d, S_m$	$S_d \leftarrow (\text{uint32\_t}) S_m$	
VCVT{R}.S32.F32	$S_d, S_m$	$S_d \leftarrow (\text{int32\_t}) S_m$	

Rounded if suffix "R" is appended using current rounding mode (FPSCR bits 23 and 22, default is nearest even)

Floating-Point Arithmetic		Operation	Clock Cycles
VADD.F32	$S_d, S_n, S_m$	$S_d \leftarrow S_n + S_m$	1
VSUB.F32	$S_d, S_n, S_m$	$S_d \leftarrow S_n - S_m$	
VNEG.F32	$S_d, S_m$	$S_d \leftarrow -S_m$	
VABS.F32	$S_d, S_m$	$S_d \leftarrow  S_m $ ; (clears FPU sign bit, N)	
VMUL.F32	$S_d, S_n, S_m$	$S_d \leftarrow S_n \times S_m$	
VDIV.F32	$S_d, S_n, S_m$	$S_d \leftarrow S_n \div S_m$	
VSQRT.F32	$S_d, S_m$	$S_d \leftarrow \sqrt{S_m}$	14
VMLA.F32	$S_d, S_n, S_m$	$S_d \leftarrow S_d + S_n \times S_m$	3
VMLS.F32	$S_d, S_n, S_m$	$S_d \leftarrow S_d - S_n \times S_m$	

Floating-Point Compare		Operation	Clock Cycles
VCMP.F32	$S_d, S_m$	Computes $S_d - S_m$ and updates <i>FPU Flags</i> in FPSCR	1
VCMP.F32	$S_d, 0.0$	Computes $S_d - 0$ and updates <i>FPU Flags</i> in FPSCR	
VMRS	APSR_nzcv, FPSCR	Core CPU Flags $\leftarrow$ FPU Flags (Needed between VCMF.F32 and conditional branch)	

### Addressing Modes for *floating-point* load and store instructions (VLDR & VSTR):

Addressing Mode	Syntax	Meaning	Example
Immediate Offset	[R <sub>n</sub> ]	address = R <sub>n</sub>	[R5]
	[R <sub>n</sub> , constant]	address = R <sub>n</sub> + constant	[R5, 100]

### Shift Codes:

Any of these may be applied as the "shift" option of "operand2" in Move / Add / Subtract, Compare, and Bitwise Groups.

Shift Code	Meaning	Notes
LSL constant	Logical Shift Left by constant bits	Zero fills; $0 \leq \text{constant} \leq 31$
LSR constant	Logical Shift Right by constant bits	Zero fills; $1 \leq \text{constant} \leq 32$
ASR constant	Arithmetic Shift Right by constant bits	Sign extends; $1 \leq \text{constant} \leq 32$
ROR constant	ROtate Right by constant bits	$1 \leq \text{constant} \leq 32$
RRX	Rotate Right eXtended (with carry) by 1 bit	

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-09254-223-4)

### Addressing Modes for *integer* load and store instructions (LDR, STR, etc.):

Any of these may be used with all variations of LDR/STR except LDRD/STRD, which may not use Register Offset Mode.

Addressing Mode	Syntax	Meaning	Example
Immediate Offset	[R <sub>n</sub> ]	$address = R_n$	[R5]
	[R <sub>n</sub> ,constant]	$address = R_n + constant$	[R5,100]
Register Offset	[R <sub>n</sub> ,R <sub>m</sub> ]	$address = R_n + R_m$	[R4,R5]
	[R <sub>n</sub> ,R <sub>m</sub> ,LSL constant]	$address = R_n + (R_m \ll constant)$	[R4,R5,LSL 3]
Pre-Indexed	[R <sub>n</sub> ,constant]!	$R_n \leftarrow R_n + constant; address = R_n$	[R5,100]!
Post-Indexed	[R <sub>n</sub> ],constant	$address = R_n; R_n \leftarrow R_n + constant$	[R5],100

### Condition Codes:

If appended to an FPU instruction within an IT block, the condition code precedes any extension. (E.g., VADDGT.F32)

Condition Code	CMP Meaning	VCMP Meaning	Requirements
EQ (Equal)	==	==	Z = 1
NE (Not Equal)	!=	!= or unordered	Z = 0
HS (Higher or Same)	unsigned ≥	≥ or unordered	C = 1 <i>Note: Synonym for "CS" (Carry Set)</i>
LO (Lower)	unsigned <	<	C = 0 <i>Note: Synonym for "CC" (Carry Clear)</i>
HI (Higher)	unsigned >	> or unordered	C = 1 && Z = 0
LS (Lower or Same)	unsigned ≤	≤	C = 0    Z = 1
GE (Greater Than or Equal)	signed ≥	≥	N = V
LT (Less Than)	signed <	< or unordered	N ≠ V
GT (Greater Than)	signed >	>	Z = 0 && N = V
LE (Less Than or Equal)	signed ≤	≤ or unordered	Z = 1    N ≠ V
CS (Carry Set)	unsigned ≥	≥ or unordered	C = 1 <i>Note: Synonym for "HS" (Higher or Same)</i>
CC (Carry Clear)	unsigned <	<	C = 0 <i>Note: Synonym for "LO" (Lower)</i>
MI (Minus)	negative	<	N = 1
PL (Plus)	non-negative	≥ or unordered	N = 0
VS (Overflow Set)	overflow	unordered	V = 1
VC (Overflow Clear)	no overflow	not unordered	V = 0
AL (Always)	unconditional	unconditional	Always true

- Notes:
1. This is only a partial list of the most commonly-used ARM Cortex-M4 instructions.
  2. Clock Cycle counts do not include delays due to stalls when an instruction must wait for the previous instruction to complete.
  3. There are magnitude restrictions on immediate constants; see ARM documentation for more information.