# SoC Modeling

Ming-Hwa Wang, Ph.D. COEN 207 SoC (System-on-Chip) Verification Department of Computer Engineering Santa Clara University

#### Topics

- advantages of modeling
- what is modeling
- cost of modeling
- languages for modeling productivity
- model creation and verification
- simulation technology
- SoC modeling execution

# Advantages Of Modeling

architecture

### Why Modeling?

- time to market
  - conventional iterative serial design process:
    - architecture  $\rightarrow$  hardware  $\rightarrow$  software  $\rightarrow$  system integration
  - parallel/concurrent design process:

hardware

system integration

- software
- a golden model for both hardware and software designs
- software development can start much earlier in the design cycle, reduce time to market
- fast turn around time for changes than RTL
- performance is the key as complexity grows exponentially

model	20-1000 mips
FPGA	20-200M cps
hardware accelerator	1M cps
C executables translated from RTL	1-10K cps
RTL	20-100 cps
Gate	1 cps

- very high reusability across projects
  - infrastructure
  - methodologies
  - models
  - tools
- use simulation, debugging, verification, co-simulation, etc. to help ensure the SoC works with 1st time success (no re-spin or reduce number of re-spins to very minimum)
- served as bridges among architecture, HW design/verification, SW development, and validation



- provides a consistent/uniform environment for modeling/simulation efforts
- TLM modeling can ease verification
- do pre-silicon validation before chip is back

# What Is Modeling

## Who Are the Customers?

- internal customers
  - hardware design served as a golden model
  - hardware verification
  - software driver testing/integration
  - software applications
  - validation
    - L0 validation for JTAG (model not needed)
    - L1 tests on U-boot like environment without socket
    - L2/L3 flow testing on Linux like environment with socket (need drivers)
- external customers
  - functional model to run applications
  - cycle accurate model to debug applications

### Models for Different Levels

- architecture
  - performance modeling
  - architecture exploration and trade-off
    - throughput, delay, congestion, buffer size, etc.
  - hardware/software partitioning
- software
  - algorithmic model functional/behavior
  - transaction level modeling (TLM)
    - programmer's view (PV) model register-based, bus generic, untimed
    - programmer's view model with timing (PV/T) bus architecture with protocol, timing approximate
    - cycle-accurate model
- hardware
  - RTL: cycle-, bit-, and pin-accurate model

# Transaction Level Modeling (TLM)

• bus function model (BFM)

<ul> <li>traditional verification uses testbench to generate test vector and then test against the golden model</li> <li>using a BFM provides an efficient means of including bus transactions in simulation instead of test vectors or stimuli</li> <li>TLM <ul> <li>a transaction is a quantum of activity that occurs in a system</li> <li>TLM shifts upward in modeling abstraction w/o accompanied by a corresponding, automated path back down to the lower level</li> <li>models communication mechanism (buses, FIFOs) are channels, by calling interface functions of these channel models, which encapsulate low-level details (pins) of the information exchange</li> <li>transactions typically have a specific starting time and ending time</li> <li>use of multiple inheritance to provide the flexibility, reuse, and protection</li> </ul> </li> <li>TLM vs. RTL summary <ul> <li>faster to write, faster to simulate, less code, pure software - because a bigher level of abstraction is used to describe the system</li> </ul> </li> </ul>	<ul> <li>difficult to do co-simulation and difficult to attach validation devices</li> <li>CoWare <ul> <li>automatic SystemC wrapper generation for RTL blocks or RTL wrapper generation for SystemC blocks</li> <li>drag and drop blocks and connected by adding wires using GUI</li> <li>hierarchical composition for the design</li> <li>automatic makefile generation to build the whole design</li> <li>run-time speed is fast</li> <li>support both functional models and cycle accurate models</li> <li>support co-simulation</li> <li>not good in convert existing design into the flow</li> </ul> </li> <li>Synopsys Innovator</li> <li>VaST</li> <li>ARM</li> <li>maybe the best environment, but ARM processor only</li> </ul>					
<ul> <li>however - TLM means "giving up timing detail/accuracy" and is</li> </ul>	Example Mo	aenng com	parisons			
<ul> <li>generally non-synthesizable</li> <li>solution: integrated TLM + RTL flow</li> </ul>		PV model	PVT model	emulation	C executable	co- simulation
RTL-Dependent Modeling	RTL- dependent	no	no	yes	yes	yes
<ul> <li>emulation and h/w accelerator</li> <li>easy to attach validation devices by using speed bridges</li> </ul>	customers want	yes	yes	no	no	no
run time ok	speed	very fast	fast	ok	slow	slow
<ul> <li>need modify RTL – synthesizable RTL only</li> <li>one user at a time, need both hw and sw engineers work together</li> </ul>	model verification	need but difficult	need	no need	no need	no need
<ul> <li>not intended for interactive debugging</li> <li>single point of failure, expensive (cost vs. performance)</li> </ul>	attach device	no and difficult	no	yes	no	no
<ul> <li>h/w accelerator is parallel processing, good for small design and speedup limited by the testbench (Amdahl's law)</li> </ul>	interactive debug	easy	easy	waste	easy	difficult
<ul> <li>emulation is FPGA based, and good for big design</li> <li>C executable translated from RTL – Carbon VSP or Tenison (now ARC)</li> </ul>	model accuracy	functional	both	cycle accurate	cycle accurate	cycle accurate
easier to do, minimum model verification required	transactors	no need	need	no need	need	need
<ul> <li>cycle accurate</li> <li>need modify RTL – synthesizable RTL only</li> <li>run time is clow</li> </ul>	resource requirement	high	high	low	low	low
<ul> <li>co-simulation</li> <li>vorv accurate model</li> </ul>	model type	post- silicon	Post- silicon	pre- silicon	pre-silicon	pre-silicon
<ul> <li>very accurate model</li> <li>need process support package (PSP), need modify RTL</li> <li>difficult to debug</li> <li>run time is clow even with back door memory access</li> </ul>	sequential or concurrent	concurrent	concurrent	sequential	sequential	sequential
	hw/sw coop	no	no	yes	no	no
RTL-Independent Modeling	debug	l				
Virtutech     nost-silicon model, functional model, no transactor needed	tool maturity	low	depends	high	high	high
<ul> <li>run-time speed is very fast</li> <li>not vet productive/mature for model development by users</li> </ul>	single point of failure	no	no	yes	no	no
<ul> <li>extensive verification is required (match specs? match RTL?)</li> </ul>	cost	expensive	expensive	expensive	reasonable	reasonable

Cost Of Modeling Modeling Is Expensive	<ul> <li>can use open source System-Level Languages (ESL)</li> <li>can use open source SystemC kernel (http://www.systemc.org) and gcc instead of licensed hardware simulator</li> <li>executable specifications: SystemC with master/slave and TLM libraries</li> </ul>
<ul> <li>cost/benefit trade-off</li> <li>benefits of modeling is directly proportional to the availability and quality of the model - simulation is only as good as its models</li> <li>efforts needed - similar to RTL design, only more productive         <ul> <li>fully understand the specs</li> <li>code the model</li> <li>profiling and tuning</li> <li>test/verify correctness</li> </ul> </li> <li>modeling need expert domain knowledge from architecture and coding skill to build the model</li> <li>difficult to find people good in both areas</li> <li>cooperating efforts needed</li> <li>productivity tools can help speed up development</li> <li>language and compiler techniques</li> </ul>	<ul> <li>single language for both model and HDL: based on high level language C++, grows downward by adding clocks, parallel execution scheduler and sensitivity list to mimic the hardware simulation</li> <li>multi-level description languages (though low-levels not recommended)         <ul> <li>untimed/timed functional level</li> <li>bus cycle accurate (BCA) level</li> <li>cycle accurate (CA) level</li> <li>register transition level (RTL)</li> <li>gate level</li> </ul> </li> <li>served as a glue mechanism for integrating different models</li> <li>code/class documentation can be automatically generated via doxygen</li> <li>most commercial synthesis tools support SystemC (though not recommended)</li> </ul>
<ul> <li>multi-domain simulation environment with GUI</li> </ul>	Verification Description Languages (VDL)
Languages For Modeling Productivity	<ul> <li>VDL</li> <li>SystemVerilog – based on Verilog and grows upward to support system leverl modeling, emphasis on verification</li> <li>SystemC Verification (SCV)</li> </ul>
<ul> <li>high-level languages</li> <li>hardware description languages (HDL)</li> <li>electronic/executable system-level languages (ESL)</li> </ul>	<ul> <li>Vera – design verification language</li> <li>Specman – coverage-driven verification</li> <li>Features</li> <li>constrained (biased random test generation)</li> </ul>
<ul> <li>verification description languages (VDL)</li> <li>architecture description languages (ADL)</li> <li>model description languages (MDL)</li> </ul>	<ul> <li>Constrained/blased random test generation</li> <li>function coverage and coverage-driven verification</li> <li>line coverage, block coverage, or segment coverage</li> <li>branch coverage</li> <li>overage</li> <li>overage; if all possible legal Boolean values of the</li> </ul>
High-Level Languages	expression is reached
<ul> <li>high-level languages (C/C++)</li> </ul>	<ul> <li>toggle coverage: which bits in RTL are toggled - for power</li> </ul>
<ul> <li>scripting languages (Perl, Python, etc.)</li> </ul>	analysis
for functional/behavior model only, no timing/clock	<ul> <li>FSM coverage: if all states and possible transitions are reached</li> <li>assertion language/aspect</li> </ul>
HDL - Verilog VHDL	
multi-level description languages	Architecture Description Languages (ADL)
<ul> <li>behavior/functional - for high-level modeling and testbenches</li> </ul>	ADL for application-specific processors
<ul> <li>register transition level (RTL) - for logic design</li> </ul>	Instruction Coware     nML from Target
gate level	<ul> <li>processor architecture description and exploration</li> </ul>
switch level - for circuit design	• automatically generate templates and manually insert implementation
<ul> <li>synthesis flow in ASIC: translate KTL into gate/switch design by compiler technology</li> </ul>	code or automatically generate implementation code
<ul> <li>custom design flow - for high performance design</li> </ul>	tool generation from ADL
<ul> <li>need both logic design and circuit design</li> </ul>	assembler     ISS
<ul> <li>need equivalence checking (beware of exponential explosion)</li> </ul>	<ul> <li>linker/loader</li> </ul>
	debugger

- compiler
- RTL

### Model Description Languages (MDL)

- MDL
  - compiled code Virtutech DML
  - graphics/spreadsheet Escalate
  - flowchart Synopsys Innovator
  - block diagrams and templates Ptolemy
  - hierarchical drag and drop CoWare
  - math formula/equation Matlab
- automatically translate MDL into model
  - more productive
  - encapsulated/standalone or environment-independent models

# Model Creation And Verification

### Model Creation

- manually coding
- generated by DML
- converted from other model
- composition from other models
  - manually coding the interconnections
  - connection template automatically generated
  - drag and drop using GUI tools with wrappers
  - mix and match models with different levels and formats
- hierarchical composition and viewing
  - easy to understand the design and debugging

### Model Conversion

- compiler technology translate from high-level models to lower level models
  - synthesis translate from RTL to gate/switch, e.g., Design Compiler
  - behavior synthesis translate from functional/behavior model into RTL
    - Synopsys Behavior Compiler (BC)
    - SystemC to RTL compiler from Forte, Synfora, etc., provides signal environment from architecture modeling to synthesis, good for algorithmic design only
- translator technology translate one model to a different model with same level
  - gain execution speed (w/ or w/o optimization) and easy to integrate
    - Carbon VSP Compiler
    - Tenison
  - productivity tools: translate mixture of models into HDL
    - Vperl: translates mixture of Verilog and Perl into pure Verilog
- dis-compiler technology translate from lower level model to higher level
  - reverse engineering??

### Model Verification

# model checking

- theorem proving
- static/dynamic property checking
- pre-/post-condition
- assertion
- automatically provide counter examples for debugging
- simulation technology
  - software simulation
  - hardware simulation
  - hardware-assisted acceleration (e.g., Palladium expensive)
  - FPGA (need partitioning, limited visibility, slow setups/compiling, synthesizable RTL, little support)
  - symbolic simulation
  - co-simulation
- equivalence checking
  - cycle by cycle simulation and comparison
  - formal verification

# Simulation Technology

## Models of Computation and Simulation Technologies

- communicating sequential processes (CSP)
- continuous time (CT)
- discrete event (DE) \*
- distributed discrete event (DDE)
- discrete time (DT)
- finite state machine (FSM), hierarchical FSM \*
- process network (PN)
- synchronous date flow (SDF) \*
- dynamic data flow (DDF) \*
- synchronous reactive (SR) \*
- rendezvous models (RM) \*
- timed multitasking (TM)
- genetic or automatic programming

# Simulation Environment

- modeling frame work
  - user interfaces or GUIs
  - kernel: event scheduling
  - kernel functionalities debug, sim control, check
  - custom/std-based modeling languages
  - libraries (components, math)
  - glue/compilation/sim/regression automation
  - expression parser (e.g., tcl, custom)
  - result/data display
- architectural models, carbonized models, VIPs or peripheral BFM, 3rd party block/device/peripheral models

### Separation of Simulation Environment and Models

- simulation environment can get from commercial tools or open source
- models can get from vendors independent of environment or be developed in-house
  - preferred order: IP vendor's models, other vendor's models, inhouse
- separation of simulation environment and models to ship to customers
- models and IPs
  - buy from or contract to vendors more robust
- developed in-house
- advantages of separation
  - model portable across different tools
  - higher bargain power with vendors
- disadvantages
  - compatibility issues and tools specific features/performance

### **Co-Simulation**

- two simulators: hardware simulator and software simulator
- communication between HW & SW simulators socket, rpc, PLI, VPI, DPI/DKI
- transactors between high-level arguments and pin connections with timing
  - use verification IP (VIPs)
  - pin- and cycle-accurate: high level parameters vs. low level pins



- dynamic change combinations of high/low level block models for speed/accuracy requirements and configure/build whole SoC
- accommodate different format models by using wrappers or transctors
- good for unit test (on block level) and system test (on SoC level)
- using co-simulation to verify model and SoC for consistency

### Example Mix and Match Models

• software model: e.g., all high-level models

high-level block model 1

high-level block model 3

high-level block model 2

high-level block model 4

hybrid model: e.g., replace one block model by RTL

high-level block model 1	high-level block model 2
RTL block 3	high-level block model 4

# SoC Modeling Execution

### Scheduling

- criteria definition (budget, goals/values, resource/time, domain expertise)
- specs collection and analysis for a project
- top level model type determination
- methodology evaluation and prototyping
- automatic simulation environment generation
- vendor model evaluation/validation on-going
- in-house model development/verification
- integration with SW platform
- phased development and deployment
  - minimum feasible subset
  - internal and then external customers

### Execution plan

٠

- basic framework
- ISS, cache, and memory
- system bus modeling
- models developed and tested independent of the project
  - iterative integration and testing
  - integration and testing
  - modeling integration
  - SW integration

• va							
	lidation and ir	nstrument atta	achment				co-simulation yes no yes yes yes yes
Ton Level	Model Type	•					umport UML XML SML XML
<ul> <li>require</li> </ul>	ements						source code ves ves ves ves no ves
• eas	sy to ship to i	nternal/exteri	nal custom	iers			gen
• US6	er friendly and	d easy to use/	'debug				cost         800K         376K         free         free         760K         800K
• cai	n support mix	and match e	nvironmen	t			maturity/years         8         13         20         25         10         12
<ul> <li>ability to integrate into customer's environment</li> <li>language choice for top level model - SystemC/C++/C</li> <li>simulation control and scripting environment         <ul> <li>an environment to control interaction and simulation control</li> <li>control and scripting language choice - Tcl/Python</li> </ul> </li> <li>Mothodology and Simulation Environment</li> </ul>					C tion contro	<ul> <li>Automated Simulation Environment and Model Generation</li> <li>mix and match may need different simulation environments for different applications</li> <li>build system to support automatic configuration and build of simulation combinations</li> <li>deliverables</li> </ul>	
• comme etc.	ercial tools -	Virtutech, Va	aST, Syno	psys, Co	Ware, Arr	n, Target,	<ul> <li>an environment for SoC modeling and simulation</li> <li>ability to deliver SoC model to be used in customer environments</li> </ul>
<ul> <li>free-do</li> <li>OSCI</li> </ul>	omain open so <b>lave Feature</b>	ource tools - ( 9 <b>5</b>	Giotto/Ptol	emy/Metro	opolis, Es	terel	<ul> <li>Simulation Platform</li> <li>use evaluation board and connect SoC model using socket</li> <li>use ISS to replace evaluation board, connect to GDB</li> </ul>
	-						Instruction Set Simulator (ISS)
	Synopsys	Virtutech	Giotto or Ptolemv	Esterel	VaST	CoWare	<ul> <li>requirements</li> <li>speed</li> <li>dual-(multi-core and cache coherency)</li> </ul>
ISS	Arm	PPC, Arm			Arm	PPC, Arm	<ul> <li>external memory synchronization</li> <li>cycle approximate or cycle accurate</li> </ul>
IPs	Standalone blocks	proprietary	sub blocks	sub blocks	From 3 <sup>rd</sup>		• open source - IBM PEK, MAME, Qemu, PearPC, etc.
model	ves	model, no	ves	ves	XMI	ves	memory coherency     memory models
creation w/ GUI	,	GUI	,	,		,	<ul> <li>inside ISS, or external memory models</li> <li>memory map partitioning</li> </ul>
speed	fast	Very fast	fast	fast	fast	fast	<ul> <li>backdoor memory access for efficiency</li> </ul>
debugger	yes	GDB	GDB	GDB	yes	yes	cache/memory interactions
boot		yes	TinyOS				<ul> <li>memory management</li> <li>angle scherenge between the series</li> </ul>
LINUX OS		D\/	D\//D\/T	D\//D\/T	D\//D\/T	D\//D\/T	cache conerency between the cores
support		rv Ves	onen	onen	Ves	Ves	Bus Models
Support	yc3	yC3	source	source	yes	yes	abstract or high-level bus model
							<ul> <li>preferred - more efficient</li> <li>connect low-level models to the bus with transactors</li> </ul>
Nice to Ha	ave Features Synops	sys Virtutech	n Giotto	or Ester	rel VaST	CoWare	Carbon VHM model
Nice to Ha	Synops	sys Virtutech	n Giotto Ptolem	or Ester y	rel VaST	CoWare	<ul> <li>pin-/cycle-accurate of low-level bus model</li> <li>Carbon VHM model</li> <li>connect high-level models to the bus with transactors/VIPs</li> </ul>

- behavior/functional models in C/C++/SystemC
- TLM models (PV, PV/T, cycle accurate) in SystemC/SystemVerilog
- RTL models in Verilog/VHDL, or Carbonized VHM
- transactor/VIP for each block/device/peripheral
  - high-level models connect to pin-/cycle-accurate bus model
  - low-level models connect to abstract bus model
- models procured form vendors independent of the environment are preferred
- models to be developed in-house only if not available

#### **Uniform Model Verification Environment**

- an uniform model verification environment for unit (block/IP) and system (SoC) tests
- write directed tests based on compliance test suites
- wrap functional model with pin-/cycle-accurate transactors to test against proven VIPs Denali used the same approach
- co-simulation to validate against RTL
- regression with automated test self-checking Dejagnu
- short or release regression
- daily regression
- weekly or full/long regression

### Debugger and GUI

- support GDB
- support other vendor's debuggers
- multi-core debugging support
- SoC peripheral debugging support
- integrate the debugger to Eclipse programming environment

### Instrument Attachment

- need instruments support commands and vector file generation
  - most well-known instrument companies (e.g., Agilent, Rhodes & Shwartz, etc.) support these, small instrument companies may not have these support

